Abstract-In this paper, we derive a mathematical model of an All-Digital Phase-Locked Loop (ADPLL) employing a timeto-digital phase detector. The model we suggest represents a nonlinear discrete-time map and provides significant benefits for the simulation of a single PLL, a network of PLLs or their design. In particular, the model allows us to take into account the jitter of the reference and local clocks and other noises. The mathematical model (the map) is then compared with a behavioural model implemented in MATLAB Simulink and displays identical results. The simulation of the mathematical and behavioural models are further compared with experimental measurements of a 65nm CMOS ADPLL and show a good agreement.
I. INTRODUCTION
All-Digital Phase-Lock Loops are widely used for frequency synthesis in modern low-power electronics. They can be found in microprocessors, radio receivers, mobile telephones, GPS systems, etc. In the last two decades, the application of PLLs has expanded beyond the use of a single PLL and now includes PLL based networks. These networks serve for generating a distributed clock signal in microprocessors or in systems-on-achip (SoCs) where, due to complexity, it becomes impossible to supply a subsystem by a clock signal from a single crystal oscillator. Starting from [1] , researchers have been exploring the idea of PLL networks as a clock generating system [2, 3] .
A PLL/ADPLL network is a complex system that exhibits synchronisation, mode locking and emerging behaviour. The main tool for the analysis and design of PLL networks is still behavioural modelling based on MATLAB Simulink or hardware/mixed-signal description languages. While the questions related to the stability of a PLL node (or a network as a whole) and its synchronisation error are of major importance, there are only a few analytical methods that have been suggested so far to answer these questions [3] , [4] . This is because certain features of ADPLLs are very difficult to incorporate into mathematical models. For instance, selfsampling is one of the most challenging nonlinear features of mixed analog/digital systems, and, to our knowledge, no standard general tool for its analysis exists. Self-sampling is a property that makes the system time variant and a few studies have addressed it. Without a correct and reliable theoretical model of an ADPLL, it would be impossible to build on, and study a network. In addition, the simulation time of a behavioural model is significantly longer than that of a discrete-time iterative model and does not allow a full exploration of the design parameter space.
In this paper, we present a novel approach for modeling such a system using a combined signal sequence, which serves as the basis for our discrete-time model. In contrast to [4] , the model we suggest is general enough to capture RMS jitter as well as digital jitter, frequency acquisition and dynamical II. STATEMENT OF THE PROBLEM An ADPLL ( fig. 1 ) consists of a phase-frequency detector (PFD), a loop filter (LF), a digitally controlled oscillator (DCO) and a frequency divider (FD). All elements of the system are implemented digitally. The role of the PFD is to compare the phases between two input signals: the reference signal (external) and the divided signal (from the DCO). It then generates an error signal as a function of the phase (time) difference. This error signal passes through the LF and controls the frequency of the DCO. Finally, the signal from the DCO is supplied back to the PFD through the FD and a feedback loop minimises the phase error. This leads to both frequency and phase synchronicity between the reference and divided signals, whereas the DCO's frequency appears to be multiplied by the divider's factor. This multiplication principle allows us to generate a stable low jitter frequency required for a specific application.
In this study, we consider an ADPLL model that employs a digital phase detector as suggested in [3] . It detects the rising edge of the reference and the local (DCO) signals and computes an error signal in the form of a 3-bit digital number based on the time difference between signals. The loop filter is realised as a proportional-integral (PI) controller and it provides a control code for the DCO. The DCO generates a rectangular clock signal over a wide range of frequencies. Its frequency changes linearly with a constant frequency step from a minimum to a maximum value with respect to a control code.
III. RESULTS AND DISCUSSION
Derivation of our theoretical model has been presented at NEWCAS 2016 conference, therefore, in this paper we show the main results and compare them with measurements in a real device.
The model of an ADPLL that includes features such as: an intrinsic noise, auto-sampling and finite state machine operations represents as follows:
where f R n , f D n -reference and divided frequencies on n th iteration step; f 0 -initial frequency of the local oscillator; η, ξ, m, τ op are state variables; ε n -error signal from PFD, ψ n -cumulative error; σ D , σ R is a jitter of divided and reference clocks.
A prototype of a single ADPLL circuit having the described architecture has been designed and fabricated in 65nm CMOS technology and its architecture has been specifically intended as a building block of scalable networks for ADPLLs as described in [3] . The parameters of the implemented ADPLL are: V DD = 1.0 V, Feedback division coefficient N = 4, Δf DCO = 4×156 kHz, F min DCO = 4×135 MHz, F max DCO = 4×175 MHz, τ T DC = 20 ps . The goal of the experiment is to highlight the relationship between the nature of the transient process and the parameters of the PI filter. To achieve, the ADPLL is implemented with the programmable coefficients K i and K p . The measurements have been taken from a single ADPLL connected to a reference clock while leaving all the others inactive.
In order to observe a transient process on the oscilloscope, the input (reference) signal frequency was modulated by a rectangular wave. In this way, the reference signal frequency switched between the values 143 MHz and 167 MHz every 7.5 μs. After each switching of the frequency value, the frequency remained constant for enough time to observe the frequency acquisition of the divided signal. The transient process is finished before the next switching, so that such a configuration generated a repeated sequence of identical transient process waveforms (see an example of the observed plots in 2(a)). Such an experiment is repeated for different values of the filter coefficient K i and K p . Figure 2(b) and fig. 2(c) show a zoomed segment of the transient process obtained in the experiment for two sets of the filter parameters (black dots). The result is then compared with the proposed analytical model parameterised by the same filter coefficient values used in the experiment (red dots). Moreover, the Simulink results perfectly coincidence with the analytical results in a jitterless case (blue line). This means that the algorithms in the Simulink model were mapped correctly.
The major advantage of the discrete-time model is that the simulations are very fast. For instance, in order to do a simulation in MATLAB Simulink, an appropriate calculation's time step has to be chosen. Normally, it is less than the smallest time scale parameter of the system. In our case it is determined by τ T DC = 20 ps. The simulation time for a set of experiments is 5 μs. Therefore, in order to get the results in Simulink, ∼ 10 6 simulation steps are needed, whereas the suggested map model needs only ∼ 10 3 iterating steps. More precisely, in order to simulate 5 μs for the map (1), 1600 iterations needed. On a typical PC (processor: 2.6 GHz Intel Core i5, memory: 16 GB 1600 MHz DDR3) 3 · 10 −4 s are needed. While for the Simulink model (solver: ode45, max step size: 10 −11 s), it takes about 5 s of computational time which is ∼ 10 4 times slower.
Finally, the discrete-time map allows an analytical investigation of a single ADPLL as well as a fast simulation of an ADPLL network including stochastic effects.
